TGViewer
𝗜𝗣 cores 𝗜𝗣 cores @ipcores · 1.2K subscribers
Post #67 2.49K
AMBA AXI4 and AXI4-Lite synthesizable modules and verification infrastructure

◦ axi_atop_filter Filters atomic operations from AMBA5 (ATOPs)
◦ axi_burst_splitter Split AXI4 burst transfers into single-beat transactions
◦ axi_cdc AXI clock domain crossing based on a Gray FIFO implementation
◦ axi_cut Breaks all combinatorial paths between its input and output
◦ axi_delayer Synthesizable module which can (randomly) delays AXI channels
◦ axi_demux Demultiplexes an AXI bus from one slave port to multiple master ports
◦ axi_dw_converter A data width converter between AXI interfaces of any data width
◦ axi_dw_downsizer A data width converter between a wide AXI master and a narrower AXI slave
◦ axi_dw_upsizer A data width converter between a narrow AXI master and a wider AXI slave
◦ axi_err_slv Always responds with an AXI decode/slave error for transactions which are sent to it
◦ axi_id_prepend This module prepends/strips the MSB from the AXI IDs
◦ axi_intf This file defines the interfaces we support
◦ axi_isolate A module that can isolate downstream slaves from receiving new AXI4 transactions
◦ axi_join A connector that joins two AXI interfaces
◦ axi_lite_demux Demultiplexes an AXI4-Lite bus from one slave port to multiple master ports
◦ axi_lite_join A connector that joins two AXI-Lite interfaces
◦ axi_lite_mailbox A AXI4-Lite Mailbox with two slave ports and usage triggered irq
◦ axi_lite_mux Multiplexes AXI4-Lite slave ports down to one master port
◦ axi_lite_regs AXI4-Lite registers with optional read-only and protection features
◦ axi_lite_to_apb AXI4-Lite to APB4 protocol converter
◦ axi_lite_to_axi AXI4-Lite to AXI4 protocol converter
◦ axi_lite_xbar Fully-connected AXI4-Lite crossbar with an arbitrary number of slave and master ports
◦ axi_modify_address A connector that allows addresses of AXI requests to be changed
◦ axi_multicut AXI register which can be used to relax timing pressure on long AXI buses
◦ axi_mux Multiplexes the AXI4 slave ports down to one master port
◦ axi_pkg Contains AXI definitions, common structs, and useful helper functions
◦ axi_serializer Serializes transactions with different IDs to the same ID
◦ axi_test A set of testbench utilities for AXI interfaces
◦ axi_to_axi_lite AXI4 to AXI4-Lite protocol converter
◦ axi_xbar Fully-connected AXI4+ATOP crossbar with an arbitrary number of slave and master ports

https://github.com/pulp-platform/axi

#AXI #verilog #NoC #interconnect #xbar #mailbox #burst
  • ❤ 1
  • 👍 1
  • 🔥 1
More from @ipcores
  1. Mar 24, 2025Floating Point Clock Divider is a 24.16 (m.n) bit floating point clock divider (actually i…
  2. Sep 13, 2024fpga_linear_time_sorter - a parallel sorting algorithm implemented in hardware that sorts…
  3. Sep 10, 2024Channel name was changed to «𝗜𝗣 cores»
  4. Sep 10, 2024FpOC - FPGA based Field Oriented Control (FOC) for driving Permanent Magnet Synchronous Mo…
  5. Apr 24, 2024Wupper - PCIe Gen3/Gen4/Gen5 DMA controller for Xilinx FPGA Features ▫️Specifically design…
  6. Apr 9, 2024Library that supports IEEE754-2008 floating point arithmetic with a parametrizable mantiss…
Threads Profile ViewerView any public Threads profile without an account.Open ThreadLook →Writing with AI? Make it sound human.Metric37 rewrites AI drafts so they read naturally. Free AI detector, 1,500 words free.Try Metric37 →