TGViewer
𝗜𝗣 cores 𝗜𝗣 cores @ipcores · 1.2K subscribers
Post #65 2.55K
FTDI FT601 SuperSpeed USB3.0 to AXI-Master allows an FT60x USB3.0 device to act as a high-performance AXI4 bus master.

Features:
◦ AXI-4 bus master with support for incrementing bursts and multiple outstanding transactions (for high performance)
◦ 2 x 8KB FIFO
◦ Designed to work @ 100MHz in FPGA (FT60x max clock rate)
◦ Uses FT60x 245 mode protocol (32-bit mode)

✅ AXI-4 burst reads @ 170MB/s
✅ AXI-4 burst writes @ 230MB/s

https://github.com/ultraembedded/core_ft60x_axi

#USB3 #USB #FT601 #AXI #verilog #host
More from @ipcores
  1. Mar 24, 2025Floating Point Clock Divider is a 24.16 (m.n) bit floating point clock divider (actually i…
  2. Sep 13, 2024fpga_linear_time_sorter - a parallel sorting algorithm implemented in hardware that sorts…
  3. Sep 10, 2024Channel name was changed to «𝗜𝗣 cores»
  4. Sep 10, 2024FpOC - FPGA based Field Oriented Control (FOC) for driving Permanent Magnet Synchronous Mo…
  5. Apr 24, 2024Wupper - PCIe Gen3/Gen4/Gen5 DMA controller for Xilinx FPGA Features ▫️Specifically design…
  6. Apr 9, 2024Library that supports IEEE754-2008 floating point arithmetic with a parametrizable mantiss…
Threads Profile ViewerView any public Threads profile without an account.Open ThreadLook →Writing with AI? Make it sound human.Metric37 rewrites AI drafts so they read naturally. Free AI detector, 1,500 words free.Try Metric37 →