𝗜𝗣 cores: “Project Zipline - a high throughput, low latency lossless compression…”

Post #43 2.13K Sep 3, 2019, 13:12 UTC

Project Zipline - a high throughput, low latency lossless compression engine that using the innovation XP10 algorithm.

https://github.com/opencomputeproject/Project-Zipline

#compression #huffman #lz77 #zipline #XP10 #verilog #SV #lossless

Open in Telegram All posts from @ipcores

More from @ipcores

Mar 24, 2025Floating Point Clock Divider is a 24.16 (m.n) bit floating point clock divider (actually i…
Sep 13, 2024fpga_linear_time_sorter - a parallel sorting algorithm implemented in hardware that sorts…
Sep 10, 2024Channel name was changed to «𝗜𝗣 cores»
Sep 10, 2024FpOC - FPGA based Field Oriented Control (FOC) for driving Permanent Magnet Synchronous Mo…
Apr 24, 2024Wupper - PCIe Gen3/Gen4/Gen5 DMA controller for Xilinx FPGA Features ▫️Specifically design…
Apr 9, 2024Library that supports IEEE754-2008 floating point arithmetic with a parametrizable mantiss…

Threads Profile ViewerView any public Threads profile without an account.Open ThreadLook →Writing with AI? Make it sound human.Metric37 rewrites AI drafts so they read naturally. Free AI detector, 1,500 words free.Try Metric37 →