TGViewer
𝗜𝗣 cores 𝗜𝗣 cores @ipcores · 1.2K subscribers
Post #42 2.24K
BOOM - an open-source out-of-order RISC-V CPU (RV64G ISA).
Like most contemporary high-performance cores, BOOM is superscalar (able to execute multiple instructions per cycle) and out-of-order (able to execute instructions as their dependencies are resolved and not restricted to their program order).

The main features of BOOMv2:
◦ updated 3-stage front-end design with a bigger set-associative Branch Target Buffer (BTB)
◦ pipelined register rename stage
◦ split floating point and integer register files
◦ dedicated floating point pipeline
◦ separate issue windows for floating point, integer, and memory micro-operations
◦ separate stages for issue-select and register read

Links:
◦ Sources
◦ Publication
◦ Presentation

#RISCV #RV64 #out-of-order #scala #chisel #CPU #BOOM
More from @ipcores
  1. Mar 24, 2025Floating Point Clock Divider is a 24.16 (m.n) bit floating point clock divider (actually i…
  2. Sep 13, 2024fpga_linear_time_sorter - a parallel sorting algorithm implemented in hardware that sorts…
  3. Sep 10, 2024Channel name was changed to «𝗜𝗣 cores»
  4. Sep 10, 2024FpOC - FPGA based Field Oriented Control (FOC) for driving Permanent Magnet Synchronous Mo…
  5. Apr 24, 2024Wupper - PCIe Gen3/Gen4/Gen5 DMA controller for Xilinx FPGA Features ▫️Specifically design…
  6. Apr 9, 2024Library that supports IEEE754-2008 floating point arithmetic with a parametrizable mantiss…
Threads Profile ViewerView any public Threads profile without an account.Open ThreadLook →Writing with AI? Make it sound human.Metric37 rewrites AI drafts so they read naturally. Free AI detector, 1,500 words free.Try Metric37 →