TGViewer
š—œš—£ cores š—œš—£ cores @ipcores Ā· 1.2K subscribers
Post #32 1.8K
Wave ComputingĀ® Inc., the Silicon Valley company launches MIPS Openā„¢, provides royalty-free access to chip design data. New Release of MIPSOpen Components Includes Verilog RTL Code for MIPS32 microAptiv Cores

The new set of MIPS Open program components will include two different versions of the microAptiv Verilog RTL code:

ā— microAptiv MCU core: designed with application-specific features and real-time performance for microcontroller SoC development
ā— microAptiv MPU core: includes a cache controller and MMU facilitating embedded system designs executing operating systems such as Linux

In addition to the Verilog RTL code, the package also includes documentation, configuration tools and a verification suite.
MIPS Open program components are available for immediate download

#MIPS #MIPS32 #MIPSOpen #microAptiv #microMIPS #RTL #verilog
More from @ipcores
  1. Mar 24, 2025Floating Point Clock Divider is a 24.16 (m.n) bit floating point clock divider (actually i…
  2. Sep 13, 2024fpga_linear_time_sorter - a parallel sorting algorithm implemented in hardware that sorts…
  3. Sep 10, 2024Channel name was changed to Ā«š—œš—£ coresĀ»
  4. Sep 10, 2024FpOC - FPGA based Field Oriented Control (FOC) for driving Permanent Magnet Synchronous Mo…
  5. Apr 24, 2024Wupper - PCIe Gen3/Gen4/Gen5 DMA controller for Xilinx FPGA Features ā–«ļøSpecifically design…
  6. Apr 9, 2024Library that supports IEEE754-2008 floating point arithmetic with a parametrizable mantiss…
Threads Profile ViewerView any public Threads profile without an account.Open ThreadLook →Writing with AI? Make it sound human.Metric37 rewrites AI drafts so they read naturally. Free AI detector, 1,500 words free.Try Metric37 →