TGViewer
𝗜𝗣 cores 𝗜𝗣 cores @ipcores · 1.2K subscribers
Post #31 1.57K
OpenSource Hybrid Memory Cube Controller (meets HMC specification Rev 1.1).

Features
● Full link-training, sleep mode, and link retraining
● 16Byte up to 128Byte read and write transactions
● Posted and non-posted bit-write and atomic requests
● Mode Read and Write
● Full packet flow control
● Packet integrity checks (sequence number, packet length, CRC,...)
● Full automatic link retry

Configurations
● 2 FLITs per Word / 256-bit datapath
● 4 FLITs per Word / 512-bit datapath
● 6 FLITs per Word / 768-bit datapath
● 8 FLITs per Word / 1024-bit datapath


Sources, docs

#HMC #memory #SV
More from @ipcores
  1. Mar 24, 2025Floating Point Clock Divider is a 24.16 (m.n) bit floating point clock divider (actually i…
  2. Sep 13, 2024fpga_linear_time_sorter - a parallel sorting algorithm implemented in hardware that sorts…
  3. Sep 10, 2024Channel name was changed to «𝗜𝗣 cores»
  4. Sep 10, 2024FpOC - FPGA based Field Oriented Control (FOC) for driving Permanent Magnet Synchronous Mo…
  5. Apr 24, 2024Wupper - PCIe Gen3/Gen4/Gen5 DMA controller for Xilinx FPGA Features ▫️Specifically design…
  6. Apr 9, 2024Library that supports IEEE754-2008 floating point arithmetic with a parametrizable mantiss…
Threads Profile ViewerView any public Threads profile without an account.Open ThreadLook →Writing with AI? Make it sound human.Metric37 rewrites AI drafts so they read naturally. Free AI detector, 1,500 words free.Try Metric37 →