Digilent Vivado library contains free-to-use IP cores and interface definitions compatible with Xilinx Vivado IP Catalog.
https://github.com/Digilent/vivado-library
#vivado #ip #VHDL #verilog
@ipcores
Post #19
1.26K
- Mar 24, 2025Floating Point Clock Divider is a 24.16 (m.n) bit floating point clock divider (actually iā¦
- Sep 13, 2024fpga_linear_time_sorter - a parallel sorting algorithm implemented in hardware that sortsā¦
- Sep 10, 2024Channel name was changed to Ā«šš£ coresĀ»
- Sep 10, 2024FpOC - FPGA based Field Oriented Control (FOC) for driving Permanent Magnet Synchronous Moā¦
- Apr 24, 2024Wupper - PCIe Gen3/Gen4/Gen5 DMA controller for Xilinx FPGA Features ā«ļøSpecifically designā¦
- Apr 9, 2024Library that supports IEEE754-2008 floating point arithmetic with a parametrizable mantissā¦