TGViewer
FPG𝔸SIC FPG𝔸SIC @fpgasic · 2.27K subscribers
Post #153 6.14K
Ramulator v2 - a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and evaluation of new memory system designs (e.g., new DRAM standards, emerging RowHammer mitigation techniques).

Ramulator 2.0 provides the DRAM models for the following standards:
▫️DDR3, DDR4, DDR5
▫️LPDDR5
▫️GDDR6
▫️HBM2, HBM3

Links:
📄 https://people.inf.ethz.ch/omutlu/pub/Ramulator2_arxiv23.pdf
💾 https://github.com/CMU-SAFARI/ramulator2

#ram #model #dram #ddr #hbm
@fpgasic
  • 👍 13
  • ❤ 1
More from @fpgasic
  1. May 27, 2025Automated SV Assertion Interface Generator: It generates a SV assertion interface for a gi…
  2. Feb 4, 2025A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI Masala-CHAI is th…
  3. Sep 11, 2024Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the und…
  4. Aug 15, 2024FloorSet: The First Million-Scale Dataset for SoC Design Planning. FloorSet is aimed at ad…
  5. Aug 7, 2024This element is a runtime, dynamically reconfigurable, LUT5 that enables the changing of t…
  6. Aug 7, 2024Did you know that Xilinx FPGA have Dynamically Reconfigurable Look-Up Table (LUT)? It's ca…
Threads Profile ViewerView any public Threads profile without an account.Open ThreadLook →Writing with AI? Make it sound human.Metric37 rewrites AI drafts so they read naturally. Free AI detector, 1,500 words free.Try Metric37 →