TGViewer
FPG𝔸SIC FPG𝔸SIC @fpgasic · 2.27K subscribers
Post #162 5.53K
A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI

Masala-CHAI is the first fully automated framework leveraging large language models (LLMs) to generate Simulation Programs with Integrated Circuit Emphasis (SPICE) netlists.

Automating workflow could accelerate the creation of finetuned LLMs for analog circuit design and verification. We identify key challenges in this automation and evaluate the multi-modal capabilities of state-of-the-art LLMs, particularly GPT-4, to address these issues.

This approach aims to create an end-to-end SPICE netlist generator from circuit schematic images, tackling the long-standing hurdle of accurate netlist generation. Our framework demonstrates significant performance improvements, tested on approximately 2,100 schematics of varying complexity.

Links:
📄 https://arxiv.org/abs/2411.14299
💾 https://github.com/jitendra-bhandari/Masala-CHAI

#LLM #LLM4EDA #analog #SPICE #EDA #simulation
@fpgasic
  • 👍 5
  • ❤ 4
  • 🔥 3
More from @fpgasic
  1. May 27, 2025Automated SV Assertion Interface Generator: It generates a SV assertion interface for a gi…
  2. Sep 11, 2024Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the und…
  3. Aug 15, 2024FloorSet: The First Million-Scale Dataset for SoC Design Planning. FloorSet is aimed at ad…
  4. Aug 7, 2024This element is a runtime, dynamically reconfigurable, LUT5 that enables the changing of t…
  5. Aug 7, 2024Did you know that Xilinx FPGA have Dynamically Reconfigurable Look-Up Table (LUT)? It's ca…
  6. Jul 8, 2024The new taste is unlocked: BiCMOS Now IHP providing not only 𝐨𝐩𝐞𝐧-𝐬𝐨𝐮𝐫𝐜𝐞 𝐏𝐃𝐊…
Threads Profile ViewerView any public Threads profile without an account.Open ThreadLook →Writing with AI? Make it sound human.Metric37 rewrites AI drafts so they read naturally. Free AI detector, 1,500 words free.Try Metric37 →