TGViewer
FPG𝔸SIC FPG𝔸SIC @fpgasic · 2.27K subscribers
Post #127 6.04K
TerosHDL 2.0.0 has been released. You can install it from VSCode market.

Features:
▫️Support for VHDL, Verilog, System Verilog
▫️Windows, Linux, Mac
▫️Simulators and tools support: Vivado, ModelSim, GHDL, Verilator, Icarus, VCS, Yosys, VUnit, cocotb, Diamond, Icestorm, ISE, Quartus, Radiant, Spyglass, Symbiflow, Trellis, Xcelium...
▫️Go to definition
▫️Hover
▫️Hiterachy viewer
▫️Dependencies viewer
▫️Syntax highlighting
▫️Template generator
▫️Automatic documentation
▫️Command line documenter
▫️Verilog/SV schematic viewer
▫️Errors linter
▫️Style linter: Verible
▫️Code formatting
▫️State machine viewer
▫️State machine designer
▫️Code snippets and grammar

💾 https://marketplace.visualstudio.com/items?itemName=teros-technology.teroshdl
📄 https://terostechnology.github.io/terosHDLdoc/

#verilog #vhdl #systemverilog #teroshdl #vunit #edalize #wavedrom #vscode
@fpgasic
  • 🔥 1
  • 🎉 1
More from @fpgasic
  1. May 27, 2025Automated SV Assertion Interface Generator: It generates a SV assertion interface for a gi…
  2. Feb 4, 2025A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI Masala-CHAI is th…
  3. Sep 11, 2024Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the und…
  4. Aug 15, 2024FloorSet: The First Million-Scale Dataset for SoC Design Planning. FloorSet is aimed at ad…
  5. Aug 7, 2024This element is a runtime, dynamically reconfigurable, LUT5 that enables the changing of t…
  6. Aug 7, 2024Did you know that Xilinx FPGA have Dynamically Reconfigurable Look-Up Table (LUT)? It's ca…
Threads Profile ViewerView any public Threads profile without an account.Open ThreadLook →Writing with AI? Make it sound human.Metric37 rewrites AI drafts so they read naturally. Free AI detector, 1,500 words free.Try Metric37 →